1. Latest News
  2. Submit Press Release
  1. PR Home
  2. Latest News
  3. Feeds
  4. Alerts
  5. Submit Free Press Release
  6. Journalist Account
  7. PRNewswire Distribution

World's lowest end-to-end latency - below 6ms ‎

Potsdam, Germany - On 3rd October ITAVA Systems announces the advancement of its unique Live CoDec ULD product line.

 
 
logo
logo
PRLog - Oct. 18, 2011 - POTSDAM, Germany -- ITAVA Systems again accomplished pioneer work with a remarkable enhancement of the speed and quality of the world's lowest end-to-end latency encoding-decoding-system. With a delay of below 6ms it is outstanding in the world of wireless video transmission. The CoDec IP-Cores are customizable on request, will fit all major interface requirements and is currently implemented for SD resolution using bandwidths below 10MBit/s.

Reaching an end-to-end latency below 10ms using a common wireless link, the FPGA-based IP-Core enables live-control and live-perception of sophisticated remote control applications.

An ASI-connected FPGA demonstrator system is available on request.
For more specific information visit www.itava.net or contact mail@itava.net.

About ITAVA Systems
ITAVA Systems is a world leader in the development of low latency video coding and embedded system design. The company combines almost 15 years of experience in the embedded systems area especially in FPGA programming as well as image processing and video coding. This experience enables ITAVA Systems to implement customer-specific solutions in programmable logic or provide netlists for ASIC tapeouts.

# # #

The ITAVA Systems GmbH is a special service provider in the field of image compression and image analysis.

The services range from creating a solution concept on the development of hardware and software to the manufacturing of your products.

Photo:
http://www.prlog.org/11699129/1

--- End ---

Click to Share

Contact Email:
***@itava.de
Source:ITAVA Systems
Phone:00493312908212
Zip:14482
Location:Potsdam - Brandenburg - Germany
Industry:Technology
Tags:codec, fpga, chip design, low latency, low-delay, asic, ip core, live, embedded system, netlist, coding, algorithms
Shortcut:prlog.org/11699129
Verified Account Email Address

Disclaimer:   Issuers of the press releases are solely responsible for the content of their press releases. PRLog can't be held liable for the content posted by others.   Report Abuse

Latest Press Releases By “

More...

Trending News...



  1. SiteMap
  2. Privacy Policy
  3. Terms of Service
  4. Copyright Notice
  5. About
  6. Advertise
Like PRLog?
9K2K1K
Click to Share